r
/
pong
1
Fork 0
Code
Pong written with custom ALU in Artix FPGA
6 Commits
1 Branch
0 Tags
16 MiB
SystemVerilog 90.1%
Verilog 9.9%
 
 
Go to file
Joshua Potter ff92f19b6d demo 2015-12-14 22:13:31 -05:00
Project.srcs Init 2015-10-01 09:54:04 -04:00
rsrc demo 2015-12-14 22:13:31 -05:00
samples Removal of unnecessary files 2015-10-01 09:59:26 -04:00
Project.xpr Init 2015-10-01 09:54:04 -04:00
README.md Update README.md 2015-12-14 22:12:33 -05:00

README.md

Pong

[Version 1.0.0 - 12/14/2015]

The following is a custom version of the classic arcade game Pong in System Verilog and built onto the Artix FPGA. This works via a custom ALU intended to process an arbitrary MIPS program with modified memory configuration:

  • .text 0x0000
  • .data 0x2000

I use a memory mapped IO scheme to draw to the monitor and interact with the keyboard. For demonstration purposes, included is a pong program (provided in samples/pong/pong.asm) written in MIPS which will run with the provided ALU once programmed onto the FPGA.