portfolio/_posts/2015-10-01-pong.md

15 lines
490 B
Markdown
Raw Normal View History

2023-12-17 22:24:47 +00:00
---
layout: post
title: Pong
categories: project
2023-12-24 05:00:26 +00:00
tags: [fpga, mips-assembly, verilog]
href: "https://git.jrpotter.com/r/pong"
2023-12-18 00:42:45 +00:00
image: pong.jpg
2023-12-17 22:24:47 +00:00
---
An implementation of the classic pong video game, written from scratch on an
Artix FPGA using System Verilog. This works on a custom ALU intended to process
an arbitrary MIPS program with modified memory configuration: `.text 0x0000`
and `.data 0x2000`. A memory mapped IO scheme is used to draw to the monitor and
interact with the keyboard.